Silicon Motion has introduced the SM2524XT, a new SSD controller chip designed to handle demanding AI inference workloads. The chip targets environments where sustained random I/O performance remains critical during long reasoning sessions.
The new chip targets environments where sustained random I/O performance remains critical during long reasoning sessions.
The controller uses a DRAM-less architecture built on TSMC's 6nm process node. It connects via PCIe Gen5 x4 and supports four flash channels running at 4800MT/s.
- Process Node: TSMC 6nm
- Architecture: DRAM-less
- Interface: PCIe Gen5 ×4
- Flash Channels: 4 channels @ 4800MT/s
- Sequential Read Speed: 14GB/s
Silicon Motion claims the SM2524XT delivers up to 14GB/s in sequential read speeds and reaches 2.5 million IOPS for random operations. The company also states that energy efficiency improves by 25% compared to its previous generation controller.
The chip maintains data throughput even under harsh thermal conditions, according to the manufacturer's claims. Silicon Motion says the design specifically addresses AI-driven access patterns that stress storage systems during continuous inference tasks.

Discussion
0 comments
Log in to join the thread with a thoughtful take, question, or correction.